Phase-locked loops (PLL) based on the synchronous reference frame (SRF-PLL) have recently become the most widely-used for grid synchronization in three phase grid-connected inverters. However, it is difficult to study their performance since they are nonlinear systems. To estimate the performances of a SRF-PLL, a canonical small-signal linearized model has been developed in this paper. Based on the proposed model, several significant specifications of a SRF-PLL, such as the capture time, capture rang, bandwidth, the product of capture time and bandwidth, and steady-state error have been investigated. Finally, a noise model of a SRF-PLL has been put forward to analyze the noise rejection ability by computing the SNR (signal-to-noise ratio) of a SRF-PLL. Several simulation and experimental results have been provided to verify and validate the obtained conclusions. Although the proposed model and analysis method are based on a SRF-PLL, they are also suitable for analyzing other types of PLLs.
I. INTRODUCTION
A grid-connected inverter perfectly matches the philosophy of a phase-locked loop (PLL), since it should operate in harmony with the utility voltage. It should phase-lock its internal oscillator to the positive sequence voltage at the fundamental frequency in three phase systems to produce an amplitude and phase-coherent utility voltage that is applied to control grid-connected inverters or micro-grid inverters, such as distributed generation and storage systems, flexible ac transmission systems (FACTS), power line conditioners and uninterruptible power supplies (UPS) [1] , [2] . Regardless of the detection approach used, it should work as quickly and accurately as possible, even if the utility voltage is distorted and unbalanced.
There are three main detection approaches in the literature. They are the zero-cross phase detection method, the stationary reference frame phase detection method, and the synchronous reference frame phase detection method [3] . A conversional grid-connected inverter offers a low degree of control and is synchronized to the utility by detecting the zero-crossing of the utility voltage. This assumes that the magnitude of the utility is well known and that the frequency is kept constant. This technique suffers from some drawbacks, such as inaccuracy and the detection of multiple zero-crossings in the case of a distorted grid voltage. To overcome these drawbacks, some modified methods based on comparators circuits with dynamic hysteresis [4] , curve-filters [5] or predictive digital filtering algorithms [6] have been proposed. Since these methods employ a comparator as phase detector (PD) for detecting changes in the polarity of the grid voltage, the phase sensitivity should be U g /π for a single phase system, and 3U g /π for three phase voltages, where U g is the phase magnitude of the utility voltage. A PI controller is used as a loop filter. More importantly, it has a small-signal linearized model that is identical to that of the conventional SRF-PLL.
The most popular and essential technique is a three-phase locked loop based on the synchronous reference frame [7] . This is often referred as the conventional SRF-PLL [8] . Since a PLL contains a phase detector, it is a nonlinear system, which is difficult for one to predict the electrical properties. Based on the operational principle of the conventional SRF-PLL, a canonical small-signal linearized model has been developed in Section II. Based on this model, several significant specifications of the SRF-PLL, such as the capture time, capture rang, bandwidth, the product of capture time and bandwidth have been investigated in Section III. Then, the steady-state errors under various operation conditions, such as phase step, frequency step, amplitude step, amplitude ramp and so on, have also been discussed. These various operation conditions correspond to some practical cases, such as the phase jump of the utility voltage, low-voltage ride-through, and micro-grid inverters working in the island condition by employing the frequency droop control.
In Section IV, a noise model of the SRF-PLL has been put forward to estimate its performance in the presence of noise. By applying the proposed noise model, the noise rejection ability by computing the SNR of the SRF-PLL has been investigated. Several simulation and experimental results have been provided to verify and validate the obtained conclusions.
Although the proposed model and analysis method comes from the SRF-PLL, they are also suitable for analyzing other types of PLLs.
II. CONVENTIONAL SRF-PLL AND ITS
SMALL-SIGNAL LINEARIZED MODEL Fig. 1 shows the general structure of the conventional SRF-PLL. It can be seen that this structure needs a coordinate transformation form a,b,c→dq, and the lock is realized by setting the reference U q * to zero. A regulator, usually a PI, is used to control this variable, and the output of this regulator is the grid frequency. After the integration of the grid frequency, the utility voltage angle is obtained, which is fed back into the αβ→dq transformation module to transform it into the synchronous rotating reference frame [8] . If the utility voltage is unbalanced, such as the presence of an asymmetrical fault or distortion, it contains a positive-sequence and negative-sequence as well as high order harmonics. It is well known that the fundamental component of the positive-sequence is uniquely useful and the other components will affect the performance of the SRF-PLL. Therefore, a noise source U N is added which represents all of the harmonics except for the fundamental component of the positive-sequence.
If the utility voltage is balanced and non-distortion, the coordinate transformation form can be expressed as:
In the steady state, the input voltage of the PI controller, u q , is equal to zero, and^t θ ω = . Substituting this condition into Eq. (1) yields:
It can be observed from Eq. It should be noted that the PD is a nonlinear device due to its sinusoidal function. However, if the phase error, θ e is very small, less than π/6, the output of the PD can be approximated by: Therefore, when the PLL is locked or tends to lock, a small-signal linearized model of the PD can be given by:
Thus, a small-signal linearized model of the SRF-PLL is proposed, as depicted in Fig. 3 .
Based on the proposed small-signal linearized model of the SRF-PLL, some typical transfer functions of the SRF-PLL can be derived as follows.
The open-loop transfer function of the SRF-PLL is
The closed-loop transfer function of the SRF-PLL is
The input-to-error transfer function of the SRF-PLL is 
The noise-to-error transfer function the SRF-PLL is
B. Stability Consideration
The open-loop transfer function, Eq. (5), can be rewritten as:
where
The substitution of s=jω into Eq. (9) yields the frequency repose. Fig. 4 
illustrates a Bode plot of the magnitude frequency response of T(s).
In Fig. 4 , let the crossover frequency f c be f z so that the phase margin is about 45 degrees. Using the identity f c =f z yields: 
III. PERFORMANCE ANALYSIS OF THE SRF-PLL
The performance of the SRF-PLL is estimated in this section, including the capture time, the capture range, and the steady-state error.
A. Capture Time of SRF-PLL
The normalized transfer function of (6) can be rewritten as: U k
By ignoring the LHP (left half plane) zero in Eq. (11), it can be approximated by a standard second order transfer The dynamic analysis of a standard second-order system has been studied in many textbooks. The following approximated formulas are present in reference [9] . The settling time t s can be calculated by the formula in [10] , 4.6
It is noted that the settling time is usually called the capture time in a PLL.
According to the parameters k i =3.73×10 3 and k p =28.277 in Section II, the damping factor, natural frequency and capture time can be calculated, yielding ω n =1.139×10 4 rad/s, ς=0.5
and t s =0.8ms, respectively. The bandwidth of the PLL is: (13) and Eq. (14), an important formula can be derived that the product of the capture time t s and the bandwidth ω-3dB is constant, and the value of the product is 3 2. Experimental results are shown in Fig. 6 . In Fig. 6(a) , CH1, CH2 and CH3 are the three-phase utility voltages, and CH4 is a control signal. The phase of the utility voltage jumps forward 180 degree while the control signal CH4 has a step change at a triggering time point. In Fig. 6(b) , CH1 is the estimated output phase θ of the SRF-PLL, and CH2 is the control signal. The vicinity waveforms of Fig. 6(b) at the triggering time point are enlarged as illustrated in Fig. 6 (c) to measure the capture time, ts≈1ms. The steady-state error e θ is denoted by CH1 shown in Fig. 6(d) .
Note that the capture time displays a considerable error between the theoretical result t s =0.8ms from Eq. (12) and the experimental result t s =1ms. Therefore, the expression result from Eq. (12) should be taken only as a guide rather than precise formula. This formula provides a rough estimate of the time response of the system since the time taken by the coordinate transformation in the SRF-PLL and the influence of the ignored zero n -2 ω ξ of Eq. (11) are not yet considered in this formula [11] . This should be checked, usually by simulation, in order to verify whether the time specification has been properly met or not.
B. Capture Range of SRF-PLL
Another significant parameter of the PLL, called the capture range ∆ ω H , is the frequency range at which a PLL is able to keep statically phase-locked. This parameter can be calculated by: for PI controller 
C. Steady-state Error of the SRF-PLL
In this section it is investigated how the PLL responds under various conditions: phase step, frequency step, frequency ramp, and magnitude step as well as magnitude ramp.
In practice, when a PLL is used for synchronization with the grid voltage in a grid-connected inverter, and a set of micro-grid inverters working in the island condition by employing the frequency droop control strategy [12] . The phase step, frequency step and ramp of the PCC voltage are always encountered. Moreover, the magnitude step and ramp always occur when the inverter is controlled to ride through the grid fault [13] . 
This conclusion has already been proved in Fig. 6(d) .
Similarly, since θ(s)=ω(s)/s, the steady state error formula of the frequency variation applied to a reference input gives: is a type II system, with two poles at the origin. This means that it is able to track the utility voltage phase step, frequency step and phase ramp (change slowly in a constant slop) without any steady-state errors. Moreover, the normalized closed-loop transfer function from ω toθ , shown in Fig. 3 , can be written as: is illustrated in Fig. 7 . As show in Fig. 7 , the dominant pole is at the origin, rather than the pair of complex poles, p 1 and p 2 . Thus, the system presents first-order system features so that its dynamic performance is not as good as the pervious closed system defined by Eq. (12) . Experimental results are shown in Fig. 8 . In Fig. 8(a) , CH1, CH2 and CH3 are three-phase utility voltages, and CH4 is a control signal. A frequency jump of the utility voltage occurs from 50Hz to 60Hz, while the control signal of CH4 has a step change at a triggering time point. In Fig. 8(b) , CH1 shows a steady-state error for the SRF-PLL. It can be observed that its steady-state error is zero, but the capture time t s is about 25ms.
In addition, a constant steady state error should exist in a conventional SRF-PLL when it is used in a set of micro-grid inverters working in the isolation island condition by adopting the frequency droop control strategy.
2) Case 2, steady-state error analysis of the magnitude variation of the utility voltage applied to an input signal:
When the magnitude of the utility voltage fluctuates, and the phase is kept constant, the equivalent model is shown in Fig. 9 . There are two parts in this model. One is the linear time-varying part, and the other is the linear time-invariant part. The system performance of the magnitude variation is analyzed in the Bode diagram shown in Fig. 10 . The nonlinear system is analyzed by using the method of describing function.
When the magnitude of the utility voltage is normal, k t is equal to k t1 . When the magnitude of the utility voltage drops at time=t 2 , the gain k t is equal to k t2 , and the amplitude frequency response curve moves downward. However, the phase frequency response curve remains unchanged.
In summary, as shown in Fig. 10 , when the magnitude of the utility voltage drops, the gain-crossover frequency and phase margin decrease, but the system remains stable for the PI controller. Variations in the magnitude have no effect on the steady-state error. Experimental results are shown in Fig. 11 and Fig. 12 . In Fig.  11(a) , Ch1, Ch2 and CH3, are three-phase utility voltages, and CH4 is a control signal. The amplitude of the utility voltage drops from 466V to 233V while the control signal steps. As shown in Fig. 11(b) , CH1 displays the steady-state error for the SRF-PLL, and CH2 is a control signal. It can be seen that the magnitude step has no effect on the steady-state error.
As shown in Fig. 12(a) , the amplitude ramp of the utility voltage is applied, and Fig. 12(b) shows that the amplitude ramp has no effect on the steady-state error.
It can be seen from the above analysis that if the amplitude of the utility voltage fluctuates, the conventional SRF-PLL has no steady-state error. It only decreases the crossover frequency and phase margin of the system.
The performance of the conventional SRF-PLL has been summarized and listed in Table I .
IV. PERFORMANCE IN THE PRESENCE OF NOISE
Noise is an extremely important issue when a PLL is employed to detect the fundamental component of the positive-sequence voltage in the control systems of grid-connected inverters or micro-grid inverters. 2 1) ) sin( (2 1) ) 2 1) )
A. Noise Model of SRF-PLL
Assuming that the positive-sequence component is locked in the steady state, and then the formula of (22) 
The first term of Eq. (24) 
Hence, the noise source is represented by U N , as illustrated in Fig. 1 .
The small-signal linearized model of the SRF-PLL, shown in Fig.  3 , can be modified to achieve the noise model of the SRF-PLL, shown in Fig. 13 . Here, k o is the sensitivity of the voltage-controlled frequency oscillator (VCO), and it is equal to 1.
B. Noise Performance
By applying the Mason formula to the block diagram of the noise model shown in Fig. 13 , the input-to-output transfer function H N (s) is given by:
If a PI controller is used, and the parameters are: A low-pass filter is added into the loop to alleviate noise. However, the above analysis indicated that the crossover frequency is rather low, and the fast dynamic response is not satisfied. Fig. 17 shows a simulation result using MATLAB with the following parameters: crossover frequency is only 18Hz, and phase margin is about 50 degrees.
The experimental results are shown in Fig. 18 . In Fig.  18(a) , CH1, CH2 and CH3, are three-phase utility voltage, and CH4 is a control signal. A phase step of 180 degrees is applied, and a 3 th harmonic component with a value of five percent is injected into the grid. As shown in Fig. 18(b) , CH1 and CH2 represent the input and output signals of the low-pass filter. This shows that the harmonic component is eliminated with the low-pass filter, but the capture time t s is about 50ms. In sum, the ability to suppress noise and the dynamic response are mutually contradictory for the SRF-PLL.
C. SNR (signal-to-noise ratio) of the SRF-PLL
Based on the noise model of the SRF-PLL shown in Fig. 13 and Eq. (26), the input noise voltage of the VCO is given by:
Eq. (25) shows that the noise contains two parts: unbalance noise and high harmonic noise. For grid-connected inverters, unbalance noise is dominant. However, the high order harmonic noises should be considered for micro-grid inverters.
1) Case 1, SNR for unbalance noise: For grid-connected inverters, unbalanced noise is dominant. Therefore, Eq. (28) is employed to compute the unbalance noise response, such as:
It can be seen from It is obvious that the SNR of the SRF-PLL is so low that the output frequency of the SRF-PLL is seriously distorted.
2) Case 2, SNR for high harmonic noise: The grid voltage may be distorted in the case of micro-grids working in the island condition or in weak grids with a high grid impedance because their gridvvoltage is prone to notable distorted by harmonics, switching notches and noise. Therefore, the high-order harmonic noise needs to be considered in this case.
If the noise voltage is defined as: 
The signal-noise-ratio is defined as: 
V. CONCLUSIONS
It is difficult to investigate the electric characteristics of PLLs because they are nonlinear systems. This results from the coordinate transformation in the control block. In this paper, a canonical small-signal linearized model of the SRF-PLL has been developed to study the following issues: (1) the phase-locked process and operational principle; (2) the determination of the controller parameters; (3) the performance under various conditions.
By adopting the canonical small-signal linearized model, the following conclusions are obtained:
(1) The SRF-PLL with a PI controller is a normalized second-order system, and several formulas have been supplied in this paper to calculate its significant specifications such as the capture time, the capture rang, the bandwidth, the product of capture time and bandwidth as well as the parameters of the PI controller.
(2) It is revealed by analysis and experiment results that the steady-state error of the SRF-PLL is zero under the conditions of phase step, frequency step, amplitude step and ramp. However, the SRF-PLL has a constant error in case of a frequency ramp.
Noise analysis is also an extremely important issue for the PLL used in the control of grid-connected power inverters or macro grid inverters. In the performance analysis in the presence of noise, the following results and conclusions can be achieved:
(1) A noise model of the SRF-PLL has been proposed to investigate the performance of the SRF-PLL in the presence of noise.
(2) The SRF-PLL is incapable of rejecting noise. However, a low-pass filter in the loop can attenuate the noise at the cost of increasing the capture time.
(3)Two categories of the SNR have also been calculated. In summary, this paper presents a detailed derivation of small-signal analysis methods to study the SRF-PLL.
Valuable conclusion can be achieved with this method. These conclusions are verified and validated by simulation and experimental results.
Moreover, the conventional SRF-PLL can be commonly used as an essential block in some advanced PLLs, such as DDSRF-PLL [14] , IPT-PLL [15] , PQ-PLL [15] , DSC-PLL [16] , [17] , DSOAF-PLL [18] , FRF-PLL [19] and SSI-PLL [20] . They have a small-signal linearized model that is identical to that of the conventional SRF-PLL. As a result, the proposed model and analysis method are suitable for the other typical PLLs.
